

**WHAT IS CLAIMED IS:**

1. An electronic device, comprising:  
2 a first conductive channel;  
3 a second conductive channel; and  
4 an isolation layer formed from and over said first conductive  
5 channel, interposing said first conductive channel and said second  
6 conductive channel and configured both to isolate said second  
7 conductive channel electrically from said first conductive channel  
8 and transfer momentum between charge carriers in said first  
9 conductive channel and charge carriers in said second conductive  
10 channel.

2. The electronic device as recited in Claim 1 wherein said  
2 first conductive channel interposes a first source and a first  
3 drain and a first gate is associated with said first conductive  
4 channel.

3. The electronic device as recited in Claim 1 wherein said  
2 second conductive channel interposes a first source and a second  
3 drain and a second gate is associated with said second conductive  
4 channel.

4. The electronic device as recited in Claim 1 wherein said

2 electronic device is a CMOS device, said isolation layer comprises  
3 silicon dioxide and said second conductive channel comprises a  
4 polysilicon MOS gate material.

5. The electronic device as recited in Claim 1 wherein said  
2 first conductive channel is over said second conductive channel.

6. The electronic device as recited in Claim 1 wherein said  
2 first conductive channel is coupled to a first circuit, said second  
3 conductive channel is coupled to a second circuit and said transfer  
4 of said momentum causes a current to flow in said second circuit as  
5 a function of a current flow in said first conductive channel.

7. The electronic device as recited in Claim 1 wherein said  
2 first conductive channel is coupled to a first circuit and said  
3 transfer of said momentum causes a voltage to exist across said  
4 second conductive channel as a function of a current flow in said  
5 first conductive channel.

8. A method of manufacturing an electronic device,  
2 comprising:

3 forming a first conductive channel;

4 forming an isolation layer from and over said first conductive  
5 channel; and

6 forming a second conductive channel proximate said isolation  
7 layer, said isolation layer configured both to isolate said second  
8 conductive channel electrically from said first conductive channel  
9 and transfer momentum between charge carriers in said first  
10 conductive channel and charge carriers in said second conductive  
11 channel.

9. The method as recited in Claim 8 wherein said electronic  
2 device is a CMOS device and said forming said first conductive  
3 channel is carried out using a CMOS tub diffusion process.

10. The method as recited in Claim 8 wherein said first  
2 conductive channel interposes a first source and a first drain and  
3 a first gate is associated with said first conductive channel.

11. The method as recited in Claim 8 wherein said second  
2 conductive channel interposes a first source and a second drain and  
3 a second gate is associated with said second conductive channel.

12. The method as recited in Claim 8 wherein said isolation  
2 layer is about 17 angstroms thick.

13. The method as recited in Claim 8 wherein said forming  
2 said second conductive channel comprises forming said second  
3 conductive channel over said first conductive channel.

14. The method as recited in Claim 8 wherein said first  
2 conductive channel is coupled to a first circuit, said second  
3 conductive channel is coupled to a second circuit and said transfer  
4 of said momentum causes a current to flow in said second circuit as  
5 a function of a current flow in said first conductive channel.

15. The method as recited in Claim 8 wherein said first  
2 conductive channel is coupled to a first circuit and said transfer  
3 of said momentum causes a voltage to exist across said second  
4 conductive channel as a function of a current flow in said first  
5 conductive channel.

16. An integrated circuit, comprising:

2 a substrate;

3 a first circuit supported by said substrate and configured to

4 carry a current;

5 a second circuit; and

6 an electronic device, including:

7 a first conductive channel supported by said substrate

8 and coupled to said first circuit,

9 a second conductive channel supported by said substrate

10 and coupled to said second circuit, and

11 an isolation layer formed from and over said first

12 conductive channel, interposing said first conductive channel

13 and said second conductive channel and configured both to

14 isolate said second conductive channel electrically from said

15 first conductive channel and transfer momentum between charge

16 carriers in said first conductive channel and charge carriers

17 in said second conductive channel.

17. The integrated circuit as recited in Claim 16 wherein

2 said first conductive channel interposes a first source and a first

3 drain and a first gate is associated with said first conductive

4 channel.

18. The integrated circuit as recited in Claim 16 wherein

2 said second conductive channel interposes a first source and a  
3 second drain and a second gate is associated with said second  
4 conductive channel.

19. The integrated circuit as recited in Claim 16 wherein  
2 said second circuit is supported by said substrate.

20. The integrated circuit as recited in Claim 16 wherein  
2 said transfer of said momentum causes a current to flow in said  
3 second circuit as a function of a current flow in said first  
4 conductive channel.

21. The integrated circuit as recited in Claim 16 wherein  
2 said transfer of said momentum causes a voltage to exist across  
3 said second conductive channel as a function of a current flow in  
4 said first conductive channel.

22. The integrated circuit as recited in Claim 16 further  
2 comprising further electronic devices supported by said substrate,  
3 each including one of said first conductive channel, one of said  
4 second conductive channel and one of said interposed isolation  
5 layer, said electronic device and said further electronic devices  
6 coupled in parallel to said first circuit and coupled in series to  
7 said second circuit.